Galupa, Nicolae. “Logic Circuits Timing Analysis Using Timed Logic Variables”. European Scientific Journal, ESJ 12, no. 18 (June 29, 2016): 35. Accessed May 5, 2025. https://test.eujournal.org/index.php/esj/article/view/7598.